


EJ-11 ZHE 11"


Intel Gemini Lake Block Diagram

PCB 8L STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1(High)
- LAYER 4 : SVCC
- LAYER 5 : IN2(Low)
- LAYER 6 : IN3(High)
- LAYER 7 : SGND
- LAYER 8 : BOT





BOM option	Note
EM@	EMMC
TPS@	Touch Screen
GS@	G-Sensor
AC@	IOAC
NAC@	Non-IOAC
VL@	LED Backlight
DB@	Debug Conn.
*TSI@	Touch Screen I2C
RAM@	On Board RAM use
TPM@	DTPM




**Quanta Computer Inc.**
PROJECT : ZHE/ZSG

Size	Document Number	Rev
	Intel Block Diagram	1A

Date: Wednesday, December 27, 2017 Sheet 1 of 37

10,28 +VDDQ
7,10,11,28,33 +1.2VSUS





DDR4

Gemini lake (DISPLAY,eDP)

Max 7.5 inch HDMI

HDMI_HPD

eDP Panel
<10000 mil

U22C

DDIO/DDI_B

DDI/DDI_C


eDP/DDI_A

3 OF 13

3,5,6,7,9,13,15,20,21,23,25,29,31
14,17,20,31,32
3,5,6,10,13,14,16,17,19,20,21,22,26,27,28,29,30,31,32,33


+1.8V_S5
+1.8V
+3V

04



Override

Flash Descriptor Override (SOC_OVERRIDE)
0 = Normal Override (Normal operation)
1 = Override



Quanta Computer Inc.

PROJECT : ZHE/ZSG

Size	Document Number	Rev
	GLK (HDMI/eDP)	1A
Date:	Wednesday, December 27, 2017	Sheet 4 of 37



BOARD ID SETTING BOARD ID SETTING

The diagram illustrates the ARMv8-A system architecture. At the top, a red line represents the **Interconnect**, with a voltage level of **+1.8V_S5** indicated. Below the interconnect, several components are connected:



- Board ID**: A block containing registers **R504** through **R517**. Each register is associated with a specific ID: **10K_5%**, **10K_1%**, **10K_0.1%**, **10K_0.01%**, **10K_0.001%**, **10K_0.0001%**, **10K_0.00001%**, **10K_0.000001%**, **10K_0.0000001%**, **10K_0.00000001%**, **10K_0.000000001%**, **10K_0.0000000001%**, **10K_0.00000000001%**, and **10K_0.000000000001%**.
- RAM ID**: A block containing registers **R200** through **R217**. Each register is associated with a specific ID: ***10K_5%**, ***10K_1%**, ***10K_0.1%**, ***10K_0.01%**, ***10K_0.001%**, ***10K_0.0001%**, ***10K_0.00001%**, ***10K_0.000001%**, ***10K_0.0000001%**, ***10K_0.00000001%**, ***10K_0.000000001%**, ***10K_0.0000000001%**, ***10K_0.00000000001%**, and ***10K_0.000000000001%**.
- RAM ID**: A block containing registers **R199** through **R217**. Each register is associated with a specific ID: **10K_5%**, **10K_1%**, **10K_0.1%**, **10K_0.01%**, **10K_0.001%**, **10K_0.0001%**, **10K_0.00001%**, **10K_0.000001%**, **10K_0.0000001%**, **10K_0.00000001%**, **10K_0.000000001%**, **10K_0.0000000001%**, **10K_0.00000000001%**, and **10K_0.000000000001%**.
- eMMC ID**: A block containing registers **R130** through **R136**. Each register is associated with a specific ID: ***10K_5%**, ***10K_1%**, ***10K_0.1%**, ***10K_0.01%**, ***10K_0.001%**, ***10K_0.0001%**, ***10K_0.00001%**, ***10K_0.000001%**, ***10K_0.0000001%**, ***10K_0.00000001%**, ***10K_0.000000001%**, ***10K_0.0000000001%**, ***10K_0.00000000001%**, and ***10K_0.000000000001%**.




SPI ROM	Vender	Size	Quanta P/N	Vender P/N
1.8V	WND	8M	AKE5EZN0N01	W25Q64FWSSIQ
	GGD	8M	AKE5EG-0Q01	GD25L64GCSIGR
	MAX	8M	AKE5EZN0Z01	MX25U6473FM2I-10G





PMU set to 3.3V




EC reset RTC



RTC Circuitry (RTC)





RTC Clock 32.768KHz (CPU)




EDGE DECAPS
FOR EXPOSED POWER PLANES



BACK side cap

Gemini (POWER)

3,6,13,15,20,21,23,26,28,31 +3V_S5
3,4,5,6,9,13,15,20,21,23,25,29,31 +1.24V_S5
6,13 +3V_RTC30 +VNN
29 +VCC_VCGI
27,29,30 +1.05V
10,28 +VDDQ





Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.



Hardware Strap	Strap Description	Value
GPIO_174	VDD2 1.24V vs. 1.20V select 0 = 1.2V(default) 1 = 1.24V	0
GPIO_61	Enable CSE(TXE3.0) ROM Bypass 0 = Disable Bypass 1 = Enable Bypass	0
GPIO_27	Allow eMMC as a boot source 0 = Disable 1 = Enable	0
GPIO_28	Allow SPI as a boot source 0 = Disable 1 = Enable	1
GPIO_65	Force DNX FW Load 0 = Do not force 1 = Force	0
GPIO_163	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V 1=buffers set to 1.8V	0
AZ_CODECS_DIN0	PMU 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
GPIO_66	LPC No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_83	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
		0
GPIO_172	SMBus No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_42	Top swap override 0 = Disable 1 = Enable	0
GPIO_175	eSPI vs. LPC 0 = LPC mode (default) 1 = eSPI mode	0
CNVI_BRI_DT	eSPI Flash Sharing Mode: 0 = master attached flash sharing (MAFS; default) 1 = slave attached flash sharing (SAFS)	0
GPIO_84	Allow SPI as a boot source 0 = Enable (default) 1 = Disable	0

Note: The default for A0 will be eSPI due to a bug on LPC.





Vendor P/N Vendor P/N

MIC 16G	AKD5EG0TL00	MT40A1G16HBA-083E:A
Elpida		
SAMSUNG		

DB1 12/11, close memory

M.B. CLK0 R219 36.1%_4

M.B. CLK0W R218 36.1%_4

M.B. ALERT# R236 51.1%_4

In the middle of CPU and Double

M.B. CLK0W R229 75.1%_4

+1.2VSUS

C189 0.01u/50V_4

C439 0.01u/50V_4

C239 0.01u/50V_4

C399 0.01u/50V_4

C128 0.01u/50V_4

DB1 12/11, close memory

+2.5V_SUS

C131 0.01u/50V_4

C389 0.01u/50V_4

C397 0.01u/50V_4

C438 0.01u/50V_4

C238 0.01u/50V_4

C396 0.01u/50V_4

C130 0.01u/50V_4

C437 0.01u/50V_4

C446 0.01u/50V_4

C224 0.01u/50V_4

Memory 8G & Memory 16G TABLE

	Memory 8G	Memory 16G
R278	0Q CS00002JB38	240Q CS12402FB03
R279	0Q CS00002JB38	240Q CS12402FB03
R280	0Q CS00002JB38	240Q CS12402FB03
R281	0Q CS00002JB38	240Q CS12402FB03
R282	UNINSTAL	INSTAL
R283	UNINSTAL	INSTAL
R284	UNINSTAL	INSTAL
R285	UNINSTAL	INSTAL
R290	INSTAL	UNINSTAL
R291	INSTAL	UNINSTAL
R292	INSTAL	UNINSTAL
R293	INSTAL	UNINSTAL

Controller BG1

E9 Res

M9 L3 Rm9

SOP x16 DD P x16

Reb OC 240C OC

Rwb open open

OC resistors should be low ESL

BG1 should be approx 5ps shorter

L1 < 0.1mm

L2 < 0.25mm

L3 < 2mm

Place these Caps near Channel B

1uF/10uF 4pcs on each side of connector

+1.2VSUS

C401 RAM@1u/6.3V_4

C235 RAM@1u/6.3V_4

C199 RAM@1u/6.3V_4

C431 RAM@1u/6.3V_4

C232 RAM@1u/6.3V_4

C210 RAM@1u/6.3V_4

C200 RAM@1u/6.3V_4

C127 RAM@1u/6.3V_4

C435 RAM@1u/6.3V_4

C240 RAM@1u/6.3V_4

C433 RAM@1u/6.3V_4

C241 RAM@10u/6.3V_4

C441 RAM@10u/6.3V_4

C440 RAM@10u/6.3V_4

C242 RAM@10u/6.3V_4

C409 RAM@10u/6.3V_4

C427 RAM@1u/6.3V_4

C157 RAM@1u/6.3V_4

C192 RAM@1u/6.3V_4

C436 RAM@1u/6.3V_4

C205 RAM@1u/6.3V_4

S11, 0421 add

+VDDQ_VTT

C193 1u/6.3V_4

C214 1u/6.3V_4

C215 1u/6.3V_4

C419 1u/6.3V_4

C420 1u/6.3V_4

C202 1u/6.3V_4

C424 RAM@10u/6.3V_4

C211 RAM@10u/6.3V_4

DB1 Intel

+SMDOR_VREF_DQ1_M1

S11B, 0603

C425 0.1u/16V_4

C244 2.2u/6.3V_4

C405 0.047u/25V_4

C196 0.047u/25V_4

C201 0.047u/25V_4

C423 0.047u/25V_4

DB1 Intel

VREF DQ1 M1 Solution

+1.2VSUS

2 +VREFDQ_SB_M3 +VREFDQ_SB_M3

R512 3.65K_1%_4

+SMDOR_VREF_DQ1_M1

R299 3.65K_1%_4

R518 24.9_1%_4

C410 0.022u/25V_4

DB1 RF

+1.2VSUS

C403 3.3p/50V_4

C404 68p/50V_4

C243 2200p/50V_4

S11, 0417 RF

DB1 RF

DB1 RF

+1.2VSUS

C400 68p/50V_4


C129 2200p/50V_4

C130 0.1u/16V_4

C402 3.3p/50V_4

S11, 0417 RF

DB1 RF





Quanta Computer Inc.

PROJECT : ZHE/ZSG

Size	Document Number	Rev
	Change List-2	1A
Date:	Wednesday, December 27, 2017	Sheet 12 of 37


EC(KBC)




SM BUS PU(KBC)




Power auto recovery




Modify 12/16 B-Test mount




Battery B/I SW




HWID



HWPG(KBC)



SPI NOR FLASH






SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	CPU Thermal
SM Bus 3	
SM Bus 4	

SPI ROM	Vender	Size	Quanta P/N	Vender P/N
3.3V	WND	128K	AKE35ZN0N00	W25X10CLSNIG
	GGD	128K	AKE5BY00000	GD25D10BTIGR
	MAX	128K	AKE35FN0Z02	MX25L1006EMI-100


EDP Conn.

+VIN 24,25,26,27,28,29,30,32,33
 +5V 14,16,17,19,20,22,23,24,25,26,27,28,29,30,32,33
 +3V 3,4,5,6,10,13,14,16,17,19,20,21,22,26,27,28,29,30,32,33
 +1.8V 17,20,31,32
 +1.8V_B 3,4,5,6,7,13,15,20,21,22,25,29,31
 +3VPU 6,13,15,16,19,20,21,22,25,29,31,33



HDMI Conn.

















HDMI SMBus Isolation



Intel Request Rds_ON <3.5ohm

Place CL,C1,C2 close to U1025 pin31




Place CL,C1,C2 close to U1025 pin36





14

VINAFIX.COM

TOUCHPAD BOARD CONN (TPD) I2C/PS2 co-lay




KEYBOARD (KBC)




10/13 change KB connector


Intel APS Fixture use




CPU FAN CTRL(THM)



Power Switch. (FSW)




Hall Sensor (HSR)




1st : AL008251007-- YBT
2nd : AL008251000 -- YBT
3rd: AAL008132004- ANC

CPU Thermal sensor(THS) / MB Local
TEMP (THM)


For EJ11





G Sensor INT



G-sensor(GRS)




Cable Type
MAIN SATA HDD




Back

10/22 change footprint




2nd source:DFHS09FR074



USB 2.0 Port0


change footprint 10/16



2nd sourceDFHS04FR789


10/22 change footprint

trace width : 100 mils




Enable: Low Active /2.5A
GMT:AL000524007
EMS:AL005203001

trace width : 100 mils



Enable: Low Active /2.5A
GMT:AL000524007
YBT:AL001901007


trace width : 100 mils



Enable: Low Active /2.5A
GMT:AL000524007
YBT:AL001901007

USB 3.0 Port1

USB 3.0 Port2 (Side)



2nd source:DDFHS09FR920



Quanta Computer Inc.

PROJECT : ZHE/ZSG


Size	Document Number	Rev
	USB CONN/USB HUB	1A
Date:	Wednesday, December 27, 2017	Sheet 18 of 37




03/14 change footprint







PE Request CN16 12/25 change footprint






S5




Transformer







Change footprint from "ssop24-11-1" to "trf-n1010g-25p" 11/21



RJ45 Connector

Change footprint 10/19





 +3V 3,4,5,6,10,13,14,16,17,19,20,21,26,27,28,29,30,31,32,33
 +3VPCU 6,13,14,15,16,19,20,21,25,26,31,33



22




```
change LED type 10/21
```

Battery

Modify 12/27



10/19 change footprint

11/5 change CR connector symbol





Quanta Computer Inc.
PROJECT : ZHE/ZSG

Size	Document Number	Rev
	D/B Board Connector	1A
Date:	Wednesday, December 27, 2017	Sheet 22 of 37




+3V_S5 3,6,7,13,15,20,21,26,28,31
+3V 3,4,5,6,10,13,14,16,17,19,20,21,22,26,27,28,29,30,31,32,33
+1.8V_S5 3,4,5,6,7,9,13,15,20,21,25,29,31

Del PCH_SUS_STAT# level shift to EC 10/28




Panel Spec (TFT-LCD 14")
VLED : 6V~21V (Typ:12V)
Power Consumption : 3W (MAX)

+12V_Panel
12 Volt +/- 5%
PEAK : 0.35A
Width : 20mil






BL Discharge Circuit




(1) Double Check ADP-IN Connector with ME

(2) Same as ZAJ








+1.05V
1.05 Volt +/- 5%
TDC : 3.38A
PEAK : 4.5A
Width : 160mil

$$V_o = 0.8 \cdot (R1 + R2) / R2 = 1.0536V$$

VFB=0.8V



OCP=10A
L ripple current
= $(19-1.2)*1.2/(2.2u*500k*19)$
=1.022A
Vtrip= $10-(1.022/2)*14.5mohm$
=137.59mV
Rlimit= $137.59mV/5uA*10=275.18Kohm$

DDR=1.2V
R1=7.87K/F₄
R2=10K/F₄

	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Double Check PU high with HW

+3V_S5 3.6,7.13,15,20,21,23,26,31
+2.5V_SUS 10,11

+2.5V_SUS
2.5Volt +/- 5%
TDC : 0.91A
PEAK : 1.2A
Width : 40mil

Vo=(0.6(R1+R2)/R2)
=2.5V

28.31.32 MAIND MAIND 2 PDI10 AO3404

+2.5V_SUS

+2.5V

+2.5V 10.32


Double Check with HW if Reserv

TDC : 0.156A
PEAK : 0.21A
Width : 20mil




Vset1	1425mV
Delta Vset1	901mV
Vset2	675mV
Delta Vset2	49.8mV
Vset3	974mV
Delta Vset3	950mV
VTsen	448mV


```
SVID_CLK      : UP:324 ohm   Series:95 ohm
SVID_ALERT    : UP:68 ohm   Series:220 ohm
SVID_DATA     : UP:475 ohm  Series:20 ohm
```



Check SVID PU UP R/Series R with HW



Check EN Sequence with HW



Isat=26A
DCR(MAX)= 4.2m ohm

B=3650
Place close
with VCORE
Inductor


Total 16pcs 22u_0603 (with HW)

Vset1	124.9mV
Delta Vset1	899mV
Vset2	373.4mV
Delta Vset2	1.14V
Vset3	176mV
Delta Vset3	950mV
VTsen	548mV



+VNN

Icc Max : 5.6A
Icc TDC : N/A
Vboot : 1.05V
OCP : 10A
Fsw : 600KHZ


ZHP change +1.8V_S5 PG pull up to +3V_S5




Check PU High Sequence with HW




- (1) Need fine tune for thermal protect point
- (2) Note placement position
TEMP=80C











+5V PU High R= 220 ohm for Bo-Bo sound issue.








NGFF nuts

CPU Thermal nuts



For ESD solution add in Rev: D






Power plane	Description	S0	S3	S5
+VIN	Adaptor power supply	ON	ON	ON
+VCC_VCCGI	Variable voltage supply to CPU and Graphics Core and ISP logic	ON	OFF	OFF
+VNN	Variable voltage supply to other (non core) logic	ON	OFF	OFF
+1.05V	Fixed voltage rail for SRAM,I/O,internal Logic	ON	OFF	OFF
+1.24V_S5	Fixed voltage rail for SoC L2/ Audio & ISH I/O Logic and PLLs MPHY Logic/ USB2-I/O/MIPI I/Os	ON	ON	ON
+1.8V_S5	Fixed voltage rail for all GPIOs	ON	ON	ON
+1.35VSUS	Fixed voltage rail for DDR3L IO	ON	ON	OFF
+3V_RTC	Fixed Voltage rail for RTC (Real Time Clock)	ON	ON	ON
+1.8V	1.8V S0 power rail	ON	OFF	OFF
+1.5V	1.5V S0 power rail	ON	OFF	OFF
+5VPCU	5V always on power rail	ON	ON	ON
+5V_S5	5V S5 power rail	ON	ON	ON
+5V	5V S0 power rail	ON	OFF	OFF
+3VPCU	3V always on power rail	ON	ON	ON
+3V_S5	3V S5 power rail	ON	ON	ON
+3V	3V S0 power rail	ON	OFF	OFF



Quanta Computer Inc.

PROJECT : ZHE/ZSG

Size	Document Number	Rev
	Power Table	1A
Date:	Wednesday, December 27, 2017	Sheet 36 of 37



Quanta Computer Inc.

PROJECT : ZHE/ZSG

Size	Document Number	Rev
	Power Sequence	1A

Date: Wednesday, December 27, 2017 Sheet 37 of 37